Abstract -Thin Film Transistor (TFT) with amorphous Indium-Gallium-Zinc-Oxide (a-IGZO) as channel material are characterized with TLP and HBM testing. The low mobility of the a-IGZO channel results in an ESD robustness of only 0.3 mA/um. This makes ESD protection design in a TFT technology a challenging task.
I. Introduction
Thin film transistor (TFT) are widely used for displays and X-ray imager. They are used as active matrix TFT backplanes and in circuits like gate driver integrated in panel (GIP) . Recently, flexible AMOLED displays appeared [1] . In analog design flexible RF tags for near-field communication (NFC) are realized [2] . TFT are also integrated in the CMOS backend of line to enable interfaces between the lowvoltage core circuit and I/O operating at higher voltages [3] . Because of the various applications ESD characterization of TFT devices got a lot of attention in the recent years [4] [5] [6] [7] . Usually only the ESD robustness of TFT is reported. No further attention was given to ESD protection design. This work analyzes the ESD performance of the given TFT technology and applies the results to ESD protection design. TFT have been made with poly crystalline or amorphous silicon or organic materials as channel material. Today, amorphous Indium-Gallium-ZincOxide (a-IGZO) is the most common channel material. This is because of its significant improved mobility over materials like amorphous silicon. In this work we introduce first the technology and devices under test (DUT). ESD testing with both TLP and HBM is carried out under different bias conditions and device configurations. The obtained results are benchmarked against the literature. Finally, the results are combined in a design case where a design window is defined for the ESD protection in an a-IGZO technology.
II. Technology and DUT
The devices in this work are manufactured in a selfaligned TFT architecture on a glass substrate with a flexible polyimide layer to enable flexible displays or circuits [2] . A barrier layer separates this substrate from the a-IGZO layer (Figure 1 ). The gate stack is formed by 100 nm SiO 2 on top of the a-IGZO layer. Molybdenum is used as gate metal. Source and drain areas are contacted with a Titanium-Aluminum metal stack. The a-IGZO layer is N-doped with hydrogen in the source and drain areas to improve the contact resistance. Finally, silicon-nitride is used as passivation. The obtained TFT are unipolar n-type transistors with a channel mobility of 10 cm 2 /Vs. The typical operating voltage range is 5 to 10 V. 
III. ESD characterization
The devices are stressed in two ways: with and without gate bias and in the so called diode mode where the gate is shorted to the drain. TLP stress of different duration and HBM stress are applied to assess the robustness and device behavior during ESD stress.
TLP stress with gate bias
Devices with a gate length of 5 μm are used for the experiments with floating gate. During TLP stress from drain to source, no channel conduction occurs. Only a very low drain to source leakage current is measured. At a drain-source voltage of 120 V the devices break down and go into failure. This breakdown voltage is similar for different device width (Figure 2 ). The gate oxide (GOX) breakdown voltage is typically the upper limit of an ESD protection design window. In this technology the GOX withstands a DC electrical field of 7 MV/cm [1] . Figure 3 summarizes the GOX breakdown voltages during 100 ns TLP stress for 15 μm wide TFT devices depending on the gate length. A GOX breakdown voltage of 90 V is obtained for a gate length of 1 μm. For a gate length of 2 and 5 μm the breakdown voltage increases to 120 V. Previous work [6, 7] demonstrates that the best ESD performance w.r.t. to failure current and on-resistance is obtained if TFT are stressed in diode mode. In this mode the gate is shorted to the drain. During ESD stress the gate is biased with drain-source voltages which operate the devices with maximum channel conductance. To determine the failure level the leakage at a drain-source DC voltage of -5 V is monitored before and after each stress. Since the TFT in this work are n-type transistors they are fully turned off at this voltage. Figure 5a shows the TLP I-V curves and In Figure 6 the intrinsic failure current and R ON are plotted for different device widths. The TFT show a good width scaling even for very wide devices. The intrinsic failure current is around 0.3 mA/μm. This is only one third of the typical intrinsic failure current of 1 mA/μm in MOS channels. 
Long duration TLP stress
Self-heating and heat management are often a challenge in TFT technologies since the substrate which is made of glass and plastic foil allows hardly any heat dissipation. Long duration TLP stress is used to investigate if the TFT devices show significant selfheating. Increasing the pulse width allows the amplification of possible self-heating. Figure 8a shows the failure current I T2 depending on the stress duration for three devices with different width. With increasing pulse width the failure current decreases. Figure 8b shows the extracted on-resistance of the same devices. For all four devices the onresistance increases with increasing pulse width. Each on-resistance value is extracted from a TLP I-V curve which is plotted with an averaging window from 70 to 90 % of the pulse width. Thus the observed increase of the on-resistance during longer stressed is caused by the self-heating of the device. Overall the observed self-heating is much smaller compared to e.g. SiliconOn-Insulator (SOI) technologies known for the strong self-heating during ESD stress. HBM testing is a product qualification test. Thus TLP data used during protection design needs to be verified with HBM testing. It has be shown that when testing high impedance devices HBM-TLP miscorrelation can occur [8] . Figure 10a analyzes the correlation between HBM and TLP stress. There is a good correlation between HBM and TLP testing. Similar HBM peak current at failure and TLP I T2 are obtained. In Figure 10b the voltage and current waveform during a HBM stress of 200 V are plotted. No voltage or current overshoot occur. Figure 10c overlays a HBM I-V curve [9] and with a 100 ns TLP I-V curve form the same device. In a HBM I-V curve the voltage and current are plotted for each point in time. During the first 80 ns of the HBM pulse, between a current of 60 and 80 mA, the HBM I-V curve deviates from the TLP I-V curve. This is caused by the device self-heating which leads to an increased resistance during TLP stress. The TLP I-V curve is plotted from data which is averaged from 70 and 90 ns. At this moment the TFT conducts for a longer period of time. The HBM I-V curve includes also transient information which makes the change of resistance due to the device self-heating visible. A similar resistance in TLP and HBM can only be seen in the HBM I-V curve below a current level of 60 mA. This current corresponds to a time after 80 ns during HBM stress.
IV. ESD protection design
The previous sections analyzed the behavior of the TFT under ESD stress. In this section we will apply the obtained results in an ESD protection design case of an 12 bit NFC transponder [2] manufactured in the same TFT technology with a-IGZO as channel material. Although the typical operating voltage of the technology is around 5 V already lower voltages are sufficient to enable a stable operation of the NFC circuit. Table 1 summarizes typical operation conditions of the circuit at low voltages. The design case is applied to the operating range of 1 V. This corresponds to V BIAS of 2 V. At this voltage the circuit achieves a data rate complying with the ISO 15693 RFID/NFC standard. An unprotected NFC transponder circuit (Figure 11a ) is stressed with HBM testing to access its intrinsic ESD robustness. For two pin combinations, V BIAS to V DD and V DD to GND, the circuit passes a HBM stress of only 80 V. This is below the recommended minimum protection level of 100 V HBM in the S20.20 specification of the ESDA. TFT in diode configuration are used to protect the V BIAS input (Figure 11b ). Since the V DD is only 1 V and the V T1 is around 6 V also the supply pins can be protected with a TFT in diode configuration without interfering with the normal circuit operation. Figure  11c shows the TLP I-V curves for two pin combinations, V BIAS to V DD and V DD to GND. The TFT are designed in diode configuration with a gate length of 2 μm and a width of 250 μm. The design window is defined by a V BIAS of 2 V as a lower limit and the GOX breakdown of 120 V as an upper limit. The protection design passes 200 V HBM which is sufficient for packaging and handling the circuit in an ESD controlled environment. One could argue that a protection level of 200 V HBM is not sufficient from a product point of view. Currently the industry wide HBM protection level is 1 kV. This results in a clamp width of at least 1 mm for both the bias input and the power clamp. Even if the clamp is placed in a in a multi-finger layout the protection design would result in very a large area penalty. A possible alternative for such protection level can be the use of discrete components like Transient-Voltage Suppressors (TVS). In a copackaging approach the TVS are added to the NFC circuit using flex bonds with an anisotropic conductive adhesive. A similar packaging approach is used for the manufacturing of flexible AMOLED displays where CMOS driver ICs are connected to the display [1] . The co-design approach known from system-level ESD protection design [11, 12] is applied to match the device response of a TVS device to the on-chip protection of the TFT circuit. Figure 12 shows the TLP I-V curves of a TVS diode with a turn-on voltage of 7.5 V and the V bias to GND protection path of the design case ( Figure 12 ). The large on-resistance and high GOX breakdown voltage of the TFT devices allow to use these TVS based ESD protection on both component and system level. In the proposed design the TVS diode protects only the V BIAS input. The supply pins of the circuit are protected with the supply decoupling network which is usually present on the board. 
V. Conclusions
TFT with a-IGZO as channel material are characterized with TLP and HBM testing. The low mobility of the a-IGZO channel results in a large R ON and a low ESD robustness. During TLP stress an ESD robustness of 0.3 mA/μm is obtained when stressed in diode mode. The analysis of the thermal behavior with long duration TLP stress shows only little self-heating in these devices during ESD stress. TLP and HBM testing results are combined in a design case. The proposed on-chip protection for the input pin and the supply pins passes 200 V HBM if 250 μm wide TFTs are used in diode configuration for the input protection and as power clamp. Significant higher ESD robustness level are achievable with discrete TVS devices which are added to the TFT circuit through gluing or bonding. The large on-resistance and the high gate oxide breakdown voltages of the TFT enable a robust ESD protection for both component-and system-level requirements with TVS devices.
